List of interface bit rates

Factors limiting actual performance, criteria for real decisions

Most of the listed rates are theoretical maximum throughput measures; in practice, the actual effective throughput is almost inevitably lower in proportion to the load from other devices (network/bus contention), physical or temporal distances, and other overhead in data link layer protocols etc. The maximum goodput (for example, the file transfer rate) may be even lower due to higher layer protocol overhead and data packet retransmissions caused by line noise or interference such as crosstalk, or lost packets in congested intermediate network nodes. All protocols lose something, and the more robust ones that deal resiliently with very many failure situations tend to lose more maximum throughput to get higher total long-term rates.

Device interfaces where one bus transfers data via another will be limited to the throughput of the slowest interface, at best. For instance, SATA revision 3.0 () controllers on one PCI Express 2.0 (5 Gbit/s) channel will be limited to the 5 Gbit/s rate and have to employ more channels to get around this problem. Early implementations of new protocols very often have this kind of problem. The physical phenomena on which the device relies (such as spinning platters in a hard drive) will also impose limits; for instance, no spinning platter shipping in 2009 saturates SATA revision 2.0 (3 Gbit/s), so moving from this 3 Gbit/s interface to USB 3.0 at 4.8 Gbit/s for one spinning drive will result in no increase in realized transfer rate.

Contention in a wireless or noisy spectrum, where the physical medium is entirely out of the control of those who specify the protocol, requires measures that also use up throughput. Wireless devices, BPL, and modems may produce a higher line rate or gross bit rate, due to error-correcting codes and other physical layer overhead. It is extremely common for throughput to be far less than half of theoretical maximum, though the more recent technologies (notably BPL) employ preemptive spectrum analysis to avoid this and so have much more potential to reach actual gigabit rates in practice than prior modems.

Another factor reducing throughput is deliberate policy decisions made by Internet service providers that are made for contractual, risk management, aggregation saturation, or marketing reasons. Examples are rate limiting, bandwidth throttling, and the assignment of IP addresses to groups. These practices tend to minimize the throughput available to every user, but maximize the number of users that can be supported on one backbone.

Furthermore, chips are often not available in order to implement the fastest rates. AMD, for instance, does not support the 32-bit HyperTransport interface on any CPU it has shipped as of the end of 2009. Additionally, WiMAX service providers in the US typically support only up to as of the end of 2009.

Choosing service providers or interfaces based on theoretical maxima is unwise, especially for commercial needs. A good example is large scale data centers, which should be more concerned with price per port to support the interface, wattage and heat considerations, and total cost of the solution. Because some protocols such as SCSI and Ethernet now operate many orders of magnitude faster than when originally deployed, scalability of the interface is one major factor, as it prevents costly shifts to technologies that are not backward compatible. Underscoring this is the fact that these shifts often happen involuntarily or by surprise, especially when a vendor abandons support for a proprietary system.

Conventions

By convention, bus and network data rates are denoted either in bits per secondbit/s, kbit/s (103 bit/s), Mbit/s (106 bit/s), Gbit/s (109 bit/s), Tbit/s (1012 bit/s) or bytes per secondB/s, kB/s (103 B/s), MB/s (106 B/s), GB/s (109 B/s), TB/s (1012 B/s). In general, parallel interfaces are quoted in B/s and serial in bit/s. The more commonly used is shown below in bold type.

On devices like modems, bytes may be more than 8 bits long because they may be individually padded out with additional start and stop bits; the figures below will reflect this. Where channels use line codes (such as Ethernet, Serial ATA, and PCI Express), quoted rates are for the decoded signal.

The figures below are simplex data rates, which may conflict with the duplex rates vendors sometimes use in promotional materials. Where two values are listed, the first value is the downstream rate and the second value is the upstream rate.

The use of decimal prefixes is standard in data communications.

Bandwidths

The figures below are grouped by network or bus type, then sorted within each group from lowest to highest bandwidth; gray shading indicates a lack of known implementations.

As stated above, all quoted bandwidths are for each direction. Therefore, for duplex interfaces (capable of simultaneous transmission both ways), the stated values are simplex (one way) speeds, rather than total upstream+downstream.

Historical

Radio clock

Time signal station to radio clock

[[Teletypewriter]] (TTY) or [[telecommunications device for the deaf]] (TDD)

Modems (narrowband and broadband)

[[Narrowband]] ([[plain old telephone service|POTS]]: 4 kHz channel)

[[Broadband]] (hundreds of kHz to GHz wide)

Mobile telephone interfaces

[[Wide area network]]s

[[Local area network]]s

[[Wireless network]]s

802.11 networks in infrastructure mode are half-duplex; all stations share the medium. In infrastructure or access point mode, all traffic has to pass through an access point (AP). Thus, two stations on the same access point that are communicating with each other must have each and every frame transmitted twice: from the sender to the access point, then from the access point to the receiver. This approximately halves the effective bandwidth.

802.11 networks in ad hoc mode are still half-duplex, but devices communicate directly rather than through an access point. In this mode all devices must be able to see each other, instead of only having to be able to see the access point.

[[Wireless personal area network]]s

Computer buses

Main buses

LPC protocol includes high overhead. While the gross data rate equals 33.3 million 4-bit-transfers per second (or ), the fastest transfer, firmware read, results in . The next fastest bus cycle, 32-bit ISA-style DMA write, yields only . Other transfers may be as low as .

Uses 128b/130b encoding, meaning that about 1.54% of each transfer is used for error detection instead of carrying data between the hardware components at each end of the interface. For example, a single link PCIe 3.0 interface has an 8 Gbit/s transfer rate, yet its usable bandwidth is only about 7.88 Gbit/s.

Uses 8b/10b encoding, meaning that 20% of each transfer is used by the interface instead of carrying data from between the hardware components at each end of the interface. For example, a single link PCIe 1.0 has a 2.5 Gbit/s transfer rate, yet its usable bandwidth is only 2 Gbit/s (250 MB/s).

Uses PAM-4 encoding and a 256 bytes FLIT block, of which 14 bytes are FEC and CRC, meaning that 5.47% of total data rate is used for error detection and correction instead of carrying data. For example, a single link PCIe 6.0 interface has a 64 Gbit/s total transfer rate, yet its usable bandwidth is only 60.5 Gbit/s.

Portable

Storage

Uses 8b/10b encoding Uses 64b/66b encoding Uses 128b/150b encoding

Peripheral====

[[Medium access control|MAC]] to [[PHY]]

[[PHY]] to [[XPDR]]

[[Dynamic random-access memory]]

The table below shows values for PC memory module types. These modules usually combine multiple chips on one circuit board. SIMM modules connect to the computer via an 8-bit- or 32-bit-wide interface. RIMM modules used by RDRAM are 16-bit- or 32-bit-wide. DIMM modules connect to the computer via a 64-bit-wide interface. Some other computer architectures use different modules with a different bus width.

In a single-channel configuration, only one module at a time can transfer information to the CPU. In multi-channel configurations, multiple modules can transfer information to the CPU at the same time, in parallel. FPM, EDO, SDR, and RDRAM memory was not commonly installed in a dual-channel configuration. DDR and DDR2 memory is usually installed in single- or dual-channel configuration. DDR3 memory is installed in single-, dual-, tri-, and quad-channel configurations. Bit rates of multi-channel configurations are the product of the module bit-rate (given below) and the number of channels.

The clock rate at which DRAM memory cells operate. The memory latency is largely determined by this rate. Note that until the introduction of DDR4 the internal clock rate saw relatively slow progress. DDR/DDR2/DDR3 memory uses 2n/4n/8n (respectively) prefetch buffer to provide higher throughput, while the internal memory speed remains similar to that of the previous generation.

The memory speed or clock rate advertised by manufactures and suppliers usually refers to this rate (with 1 GT/s = 1 GHz). Note that modern types of memory use DDR bus with two transfers per clock.

Graphics processing units' RAM

RAM memory modules are also utilised by graphics processing units; however, memory modules for those differ somewhat from standard computer memory, particularly with lower power requirements, and are specialised to serve GPUs: for example, GDDR3 was fundamentally based on DDR2. Every graphics memory chip is directly connected to the GPU (point-to-point). The total GPU memory bus width varies with the number of memory chips and the number of lanes per chip. For example, GDDR5 specifies either 16 or 32 lanes per device (chip), while GDDR5X specifies 64 lanes per chip. Over the years, bus widths rose from 64-bit to 512-bit and beyond: e.g. HBM is 1024 bits wide. Because of this variability, graphics memory speeds are sometimes compared per pin. For direct comparison to the values for 64-bit modules shown above, video RAM is compared here in 64-lane lots, corresponding to two chips for those devices with 32-bit widths. In 2012, high-end GPUs used 8 or even 12 chips with 32 lanes each, for a total memory bus width of 256 or 384 bits. Combined with a transfer rate per pin of 5 GT/s or more, such cards could reach 240 GB/s or more.

RAM frequencies used for a given chip technology vary greatly. Where single values are given below, they are examples from high-end cards. Since many cards have more than one pair of chips, the total bandwidth is correspondingly higher. For example, high-end cards often have eight chips, each 32 bits wide, so the total bandwidth for such cards is four times the value given below.

Digital audio

Digital video interconnects

Data rates given are from the video source (e.g., video card) to receiving device (e.g., monitor) only. Out of band and reverse signaling channels are not included.

Uses 8b/10b encoding (20% coding overhead) Uses 16b/18b encoding (11% overhead) Uses 128b/132b encoding (3% overhead)

Notes

References

References

1. (2009). "2009 2nd International Workshop on Electron Devices and Semiconductor Technology".
2. (2019-09-04). "Human Speech May Have a Universal Transmission Rate: 39 Bits Per Second".
3. John Lowe. (September 2012). "Enhanced WWVB Broadcast Format".
4. "WWVB Radio Controlled Clocks: Recommended Practices for Manufacturers and Consumers (2009 Edition)".
5. TTY uses a [[Baudot code]], not [[ASCII]]. This uses 5 bits per character instead of 8, plus one start and approx. 1.5 stop bits (7.5 total bits per character sent).
6. "ITU-T Recommendation database".
7. "A Brief History of Captioned Television".
8. (2003-12-16). "Modem Types and Timeline". Daxal Communications.
9. "ITU-T Recommendations: V Series: Data communication over the telephone network". ITU.
10. Massey, David. (2006-07-04). "Timeline of Telecommunications". Telephone Tribute.
11. [http://www.adam.com.au/about_history.php Adam.com.au]
12. "Recommendation G.991.1 (10/98)". ITU.
13. [http://www.cablemodem.com/specifications/specifications10.html DOCSIS 1.0] {{webarchive. link. (2006-06-13 includes technology which first became available around 1995–1996, and has since become very widely deployed. [http://www.cablemodem.com/specifications/specifications11.html DOCSIS 1.1] {{webarchive). link. (2006-06-13 introduces some security improvements and [[quality of service]] (QoS).)
14. [http://www.cablemodem.com/specifications/specifications20.html DOCSIS 2.0] {{webarchive. link. (2009-09-04 specifications provide increased upstream throughput for symmetric services.)
15. "G.983.2". ITU.
16. [http://www.cablemodem.com/primer/ DOCSIS 3.0] {{webarchive. link. (2006-06-19 includes support for [[channel bonding]] and [[IPv6]].)
17. "G.984.4 : Gigabit-capable passive optical networks (G-PON)". ITU.
18. [http://www.geek.com/news/docsis-3-1-could-let-cable-companies-compete-with-google-fiber-1575770/ DOCSIS 3.1] {{Webarchive. link. (2015-03-13 is currently in development by the Cablelabs Consortium)
19. "G.987 : 10-Gigabit-capable passive optical network (XG-PON) systems". ITU.
20. "G.989 : 40-Gigabit-capable passive optical networks (NG-PON2)". ITU.
21. "G.9804.1 : Higher speed passive optical networks". ITU.
22. [https://mocalliance.org/news/pr_102207_PQoS_and_175_Mbp.php "MoCA 1.1 improves throughput"] over coaxial cable to {{nowrap. 175 Mbit/s versus the {{nowrap. 100 Mbit/s provided by the MoCA 1.0 specification.
23. [http://www.unibrain.com/Products/DriverAPI/FireNET.htm Unibrain.com] {{webarchive. link. (2008-02-07)
24. InfiniBand FDR-10, FDR and EDR use a [[64b/66b encoding]] scheme.
25. "Chair of marketing working group". IBTA.
26. [https://www.mac-history.net/computer-history/2008-05-25/apple-i-and-apple-ii Mac History]
27. [http://www.vectronicsappleworld.com/profiles/83.html VAW: Apple IIgs Specs] {{webarchive. link. (2011-01-10)
28. "After 35 years of I2C, I3C Improves Capability and Performance {{!}} Sensors and MEMS".
29. The [[Zorro II]] bus use 4 clocks per 16-Bit of data transferred. See the [http://www.thule.no/haynie/zorroiii/docs/zorro3.pdf Zorro III technical specification] {{Webarchive. link. (2012-07-16 for more information.)
30. [[:ja:Cバス. Japan wikipedia article]], Bus used in early NEC PC-9800 series and compatible systems
31. [http://www.controlled.com/std32mg/std32.pdf STD 32 Bus Specification and Designer's Guide]
32. [[:ja:New Extend Standard Architecture. Japan wikipedia article]], Bus used in later NEC PC-9800 series and compatible systems
33. [https://www.ibm.com/common/ssi/rep_ca/9/877/ENUSZG92-0339/index.html RISC System/6000 POWERstation/POWERserver 580]
34. [https://books.google.com/books?id=XBvHNQzM2P0C&dq=APbus+MIPS+mhz&pg=PA7 Local Area Networks Newsletter by Paul Polishuk, September 1992, Page 7] (APbus used in Sony NeWS and NEC UP4800 workstations and NEC EWS4800 servers after VMEbus and before switch to PCI)
35. [[:ja:98ローカルバス. Japan wikipedia article]], Bus used in NEC PC-9821 series
36. link. (2012-07-16.)
37. asynchronous]] bus and therefore does not have a classical MHz rating. A maximum theoretical MHz value may be derived by examining timing constraints detailed in the [http://www.thule.no/haynie/zorroiii/docs/zorro3.pdf Zorro III technical specification] {{Webarchive. link. (2012-07-16, which should yield about 37.5 MHz. No existing implementation performs to this level.)
38. Dave Haynie, designer of the Zorro III bus, claims in [http://groups.google.com/group/comp.sys.amiga.hardware/msg/03b8cec336310e4a?dmode=source this] posting that Zorro III has a max burst rate of 150 MB/s.
39. InfiniBand SDR, DDR and QDR use an [[8b/10b encoding]] scheme.
40. (8 June 2017). "PCIe 4.0 specification finally out with 16 GT/s on tap". Tech Report.
41. Smith, Ryan. "PCI-SIG Finalizes PCIe 5.0 Specification: x16 Slots to Reach 64GB/sec".
42. "PCI Express 6.0 Specification Finalized: X16 Slots to Reach 128GBps".
43. [https://www.intel.com/content/www/us/en/design/technologies-and-topics/low-pin-count-interface-specification.html Intel LPC Interface Specification 1.1]
44. "CCOM - Diskettenlaufwerke und Festplatten".
45. FireWire (IEEE 1394b) uses an [[8b/10b encoding]] scheme.
46. (26 July 2017). "USB 3.2 doubles your connection speeds with the same port". Engadget.
47. "VITA - Online store product".
48. Shilov, Anton. "USB4 Specification Announced: Adopting Thunderbolt 3 Protocol for 40 Gbps USB".
49. (September 2022). "USB Promoter Group Announces USB4® Version 2.0".
50. "RDRAM Memory Architecture".
51. [[Comparison of AMD graphics processing units]]
52. [[Comparison of Nvidia graphics processing units]]
53. (2016-02-01). "GRAPHICS DOUBLE DATA RATE (GDDR5) SGRAM STANDARD JESD212C". JEDEC.
54. (2015-11-01). "GRAPHICS DOUBLE DATA RATE (GDDR5X) SGRAM STANDARD JESD232". JEDEC.
55. "Doubling I/O Performance with PAM4 - Micron Innovates GDDR6X to Accelerate Graphics Memory".
56. (20 January 2016). "JEDEC Publishes HBM2 Specification". Anandtech.
57. (15 April 2021). "What Are HBM, HBM2 and HBM2E? A Basic Definition". Tom's Hardware.
58. (6 April 2022). "The HBM3 roadmap is just getting started". TheNextPlatform.
59. [https://www.intel.com.au/content/dam/www/public/us/en/documents/product-specifications/high-definition-audio-specification.pdf High Definition Audio Specification], Revision 1.0a, 2010
60. [http://www.videsignline.com/208403647;jsessionid=OD1LDTBAAOB4EQSNDLQCKH0CJUNN2JVN?printableArticle=true Videsignline.com], Panel display interfaces and bandwidth: From TTL, LVDS, TDMS to DisplayPort
61. "HDMI 1.3. What you need to know.htm".
62. [http://www.displayport.org/cms/sites/default/files/downloads/DisplayPort_Technical_Overview.pdf Displayport Technical Overview] {{webarchive. link. (2011-07-26, May 2010)
63. "HDMI.org".
64. "HDMI.org".
65. "HDMI.org".
66. (17 October 2022). "VESA Releases DisplayPort 2.1 Specification".
67. (25 June 2025). "hdmiforum.org".