Skip to content
Surf Wiki
Save to docs
general/powerpc-microprocessors

From Surf Wiki (app.surf) — the open knowledge base

Communications Processor Module

Network coprocessor


Summary

Network coprocessor

Communications Processor Module (CPM) is a component of Motorola 68000 family (QUICC) or Motorola/Freescale Semiconductor PowerPC/Power ISA (PowerQUICC) microprocessors designed to provide features related to imaging and communications. A microprocessor can delegate most of the input/output processing (for example sending and receiving data via the serial interface) to the Communications Processor Module and the microprocessor does not have to perform those functions itself. Some input/output functions require quick response from the processor, for example due to precise timing requirements during data transmission. With CPM performing those operations, the main microprocessor is free to perform other tasks.

The CPM features its own RISC microcontroller (Communication Processor), separate from the actual central processing unit IP core. The RISC microcontroller communicates with the core using dual-ported RAM, special command, configuration and event registers as well as via interrupts.

Motorola 68302 Integrated Multiprotocol Processor featured a RISC processor controlled either by a microcode in ROM or by downloadable firmware. Various forms of microcode were shipped for different applications, for example to support Signaling System 7 communications or Centronics parallel interface. Motorola 68360 QUICC was the first design to feature Communications Processor Module, offering microcode for SS7 and ISDN applications. Specifications of the microcontroller programming interface were generally not shipped to customers. It was possible to run 68360 in slave mode and to use only CPM part of the chip, for example in the M68360QUADS-040 board, where 68040 CPU (master) is coupled with 68360 CPM (slave), with CPU of 68360 processor being disabled.

CPM was used later in the PowerQUICC series of PowerPC- and Power ISA-based processors. Early designs, like MPC860, used virtually the same CPM as the previous 68360 QUICC processors.

Typical features of the CPM include:

  • Medium access control (MAC),
  • Communication interfaces with serial communication controllers (SCC), serial management controllers (SMC), Universal Serial Bus, I²C and Serial Peripheral Interface Bus attachment,
  • Direct memory access (DMA) circuitry, interrupt controller, time-slot assigner and baud rate generators.
  • SIRAM - Serial Interface (Block) RAM

Notes

References

References

  1. [https://www.nxp.com/docs/en/reference-manual/MC68302UM.pdf MC68302 Integrated Multiprotocol Processor User's Manual], section 4, 1995.
  2. [http://www.freescale.com/webapp/sps/utils/SingleFaq.jsp?FAQ-8733.xml '''Freescale FAQ 8733:''' Where can I get the programming manuals and development systems for the RISC Communications Processor that is inside the 68360?]{{dead link. (August 2017)
  3. [http://www.dogav.net/faq-microcode.htm CPM Microcode FAQ], DoGav Systems Ltd.
  4. [https://www.nxp.com/docs/en/reference-manual/QUADS68040UM.pdf M68360QUADS-040 User's Manual], 1997
  5. Freescale Application Note [https://www.nxp.com/docs/en/application-note/AN2051.pdf '''AN2051''' Porting Code from MC68360 to MPC860], 1996
Wikipedia Source

This article was imported from Wikipedia and is available under the Creative Commons Attribution-ShareAlike 4.0 License. Content has been adapted to SurfDoc format. Original contributors can be found on the article history page.

Want to explore this topic further?

Ask Mako anything about Communications Processor Module — get instant answers, deeper analysis, and related topics.

Research with Mako

Free with your Surf account

Content sourced from Wikipedia, available under CC BY-SA 4.0.

This content may have been generated or modified by AI. CloudSurf Software LLC is not responsible for the accuracy, completeness, or reliability of AI-generated content. Always verify important information from primary sources.

Report