Skip to content
Surf Wiki
Save to docs
general/computer-buses

From Surf Wiki (app.surf) — the open knowledge base

Bus contention

Condition where multiple devices on a computer bus attempt to use it at the same time


Summary

Condition where multiple devices on a computer bus attempt to use it at the same time

Bus contention is an undesirable state in computer design where more than one device on a bus attempts to place values on it at the same time.

Bus contention is the kind of telecommunication contention that occurs when all communicating devices communicate directly with each other through a single shared channel, and contrasted with "network contention" that occurs when communicating devices communicate indirectly with each other, through point-to-point connections through routers or bridges. Theodoros Konstantakopoulos, Jonathan Eastep, James Psota, and Anant Agarwal. "Energy Scalability of On-Chip Interconnection Networks in Multicore Architectures".

Bus contention can lead to erroneous operation, excess power consumption, and, in unusual cases, permanent damage to the hardware—such as burning out a MOSFET. Ian Sinclair; John Dunton. "Practical Electronics Handbook" 2013. section "Three-state control". p. 208.

Description

Most bus architectures requires devices sharing a bus to follow an arbitration protocol carefully designed to make the likelihood of contention negligible. However, when devices on the bus have logic errors, manufacturing defects, or are driven beyond their design speeds, arbitration may break down and contention may result. Contention may also arise on systems which have a programmable memory mapping when illegal values are written to the registers controlling the mapping. Most small-scale computer systems are carefully designed to avoid bus contention on the system bus. They use a single device, called bus arbiter, that controls which device is allowed to drive the bus at each instant, so bus contention never happens in normal operation. The standard solution to bus contention between memory devices, such as EEPROM and SRAM, is the three-state bus with a bus arbiter.

Some networks, such as Token Ring, are also designed to avoid bus contention, so bus contention never happens in normal operation.

Most networks are designed with hardware robust enough to tolerate occasional bus contention on the network. CAN bus, ALOHAnet, Ethernet, etc., all experience occasional bus contention in normal operation, but use some protocol (such as Multiple Access with Collision Avoidance, carrier-sense multiple access with collision detection, or automatic repeat request) to minimize the times that contention occurs, and to re-send data that was corrupted in a packet collision.

References

References

  1. Tanenbaum, Andrew. (1990). "Structured Computer Organization". [[Prentice Hall]].
Wikipedia Source

This article was imported from Wikipedia and is available under the Creative Commons Attribution-ShareAlike 4.0 License. Content has been adapted to SurfDoc format. Original contributors can be found on the article history page.

Want to explore this topic further?

Ask Mako anything about Bus contention — get instant answers, deeper analysis, and related topics.

Research with Mako

Free with your Surf account

Content sourced from Wikipedia, available under CC BY-SA 4.0.

This content may have been generated or modified by AI. CloudSurf Software LLC is not responsible for the accuracy, completeness, or reliability of AI-generated content. Always verify important information from primary sources.

Report